Introduction
Through the continuous shrinking of transistor dimensions, the channel hot-carrier (CHC) and negative bias temperature instability (NBTI) effects on MOSFETs are both the most critical reliability issues that may eventually determine the lifetime of the CMOS devices. It is well-known that MOSFET properties after CHC and NBTI degrade due to the increment of oxide trapped charges (N ot ) and interface states (N it ).
Some researches thought that CHC-induced the degradation is due to the breaking of Si-H bonds to increase N it and N ot [1] [2] [3] . After, the researches reported that hole trapping is dominant for NBTI-induced device degradation and recovery effect is inferred to N ot improvement, but N it recovery is very slight [4] [5] . Most of the researches followed Reaction-Diffusion model (R-D model) and confirmed that the released H species is due to the breaking of Si-H bonds to induce N ot or N it and is a critical mechanism [6] [7] . The cause is supposed that the Si-H bonding force is very weak to easily make Si dangling bond and the released H species may diffuse into gate dielectric to create more N ot . A latest study reported that NBTI-degraded MOSFET properties can be entirely recovered at 325 ℃ with bake [8] . However, this study unclearly explained the true mechanism of degradation or recovery effect. The degradation or recovery effects of MOSFET properties seem not entirely assure to come from the variation of the broken Si-H bonds. So, it is quite important to find the true mechanism from the foregoing reliability issues.
In this study, try to find the main mechanism is our motivation after CHC or NBTI. With the different annealing treatments, the variations of threshold voltage (V t ), saturation current (I dsat ), and transconductance (g m ) of MOSFETs were showed. Furthermore, by using subthreshold swing method, the variation of N it (ΔN it ) clearly showed the recovery effect after CHC and NBTI.
Experiment and result discussions
All tested devices were fabricated using 0.18 μm process of United Microelectronics Corporation (UMC). The gate dielectric is SiO 2 and gate oxide thickness (T ox ) is 32 Å. MOSFETs' properties after CHC and NBTI are extracted at different measurement time, including Fresh, Stress, Anneal after stress, and Still. The annealing treatments are 100 ％ N 2 and 95 ％ N 2 + 5 ％ H 2 respectively. Annealing condition was performed at 400 ℃ for 30 minutes. Fig. 1 briefly shows the procedures of this work. Figure 2 shows that V t shifts after pMOSFET at NBTI and nMOSFET at CHC and the exponents of n are about 0.23 and 0.35. The degradation increased after CHC and NBTI is a result of the breaking of Si-H bonds at the interface of SiO 2 /Si-bulk (bottom interface) and n value depends on the one-dimension (for NBTI) or two-dimension (for CHC) diffusion of hydrogen [2] [3] . Fig. 3 shows I dsat degradation after CHC and NBTI stress. The trend of I dsat degradation on nMOSFETs is similar to V t shift of Fig. 2 at CHC mode. The results show that temperature factor is apparently correlated with NBTI, but stress voltage is not. Figure 4 shows the I dsat -V g characteristics of fresh MOSFETs with and without annealing, which shows the annealing treatment did not change the properties of unstressed devices.
Figures 5 and 6 show that CHC recovery is observed in nMOSFET under the different annealing treatments. "Still" indicates that the data after CHC is measured 14 days later and less recovery is observed. Recovery ratio (R recovery ) is calculated with the recovery amount of Fresh-Stress over the recovery amount of Anneal-Stress. It is separately about 91 ％ in 100 ％ N 2 annealing and 96 ％ in 95 ％ N 2 + 5 ％ H 2 annealing. On the other hand, Figs 7 and 8 show the similar results. In pMOSFET, NBTI R recovery is respectively about 131 ％ in 100 ％ N 2 annealing and 137 ％ in 95 ％ N 2 + 5 ％ H 2 annealing. From Figs 5 to 8, it is found that the recovery of CHC in nMOSFET or NBTI in pMOSFET is strongly correlated with temperature, but is independent of N 2 or H 2 incorporation. The recovery variation of MOSFETs' properties is small in two annealing treatments. Figure 9 shows the comparisons of g m -V g characteristics at the said annealing treatments. Separately, CHC R recovery is about 105 ％ in 100 ％ N 2 annealing and 98 ％ in 95 ％ N 2 + 5 ％ H 2 annealing. In Fig. 10 , NBTI R recovery is about 101 ％ in 100 ％ N 2 annealing and 128 ％ in 95 ％ N 2 + 5 ％ H 2 annealing. The g m characteristic is correlated with the variation of N it at the bottom interface. N it seems to be easily recovered by using high temperature annealing.
By subthreshold swing method, Figs. 11 and 12 reveal that the large recoveries of ΔN it after annealing are apparently observed at CHC in nMOSFET or at NBTI in pMOSFET. The variation is so slight for the recovery of ΔN ot . The results are contrary to the viewpoint of the popular R-D model [6] [7] . We suppose that the high temperature should induce the released H species more diffuse away, but ΔN it almost completely recovers. So, the cause may be due to H species staying near the broken bonds at the bottom interface. Furthermore, as for the slope (n value) variations of degradation (e.g. V th shift), they may be only due to different bonding energy resulted from strained bonding.
Conclusions
In this work, it is observed that stress-induced MOSFET degradation is recovered under high temperature annealing. The results prove that ΔN it can be recovered and dominates the improvement of MOSFET characteristics. ΔN ot recovery is also observed but only possesses small portion in our experiments. Thus, the recovery of large quaintly ΔN it after annealing is conjectured to be due to most of the released H species staying near the interface of SiO 2 /Si-bulk. Therefore, it is suggested that the contents of Reaction-Diffusion model should be reexamined. 
